AXI-based low-latency DMA engine with pipelined 1D convolution on Zynq ZedBoard, eliminating CPU overhead for faster DRAM transfers. - View it on GitHub