a superscalar implementation of the LC3 ISA, including L1 and L2 caches - View it on GitHub