Yet another RISC-V core implemented in Verilog - View it on GitHub