An In-Order Implementation of the RISC-V Vector ISA based on the Lagarto Hun Processor - View it on GitHub