Small project on KRIA KV260 board with Zynq UltraScale+ system. The goal is to configure AXI-Lite communication between Processing System, Programmable Logic and peripherials in Vivado and Vitis and use it to perform some basic tasks: Application of Block RAM Memory, use of interrupts. - View it on GitHub