A small and simple rv32i core written in Verilog - View it on GitHub