This repo has some building blocks for various functions in Verilog HDL. - View it on GitHub