VHDL/Verilog/SystemC code generator, simulator API written in python/c++ - View it on GitHub