A library of verilog and vhdl modules - View it on GitHub