An optimised RISC-V core mostly for lattice iCE40UP FPGA's - View it on GitHub