Synthesizable verilog for 4GS/s decimating halfband FIR filter - View it on GitHub