Memory library written in VHDL for synthesis - View it on GitHub