Match up the signaling to match the PLL in BrianHG's DDR3 controller - View it on GitHub