Verilog modules for beginners - View it on GitHub