Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs. - View it on GitHub