An FPGA accelerator for all-pairs shortest-paths (using the Floyd-Warshall algorithm) - a systolic array based parallel design - View it on GitHub