Reusable, open-source VHDL modules. Clean, generic, and ready for FPGA/ASIC designs - View it on GitHub