interconnecting bus written in VHDL for accessing data in FPGA modules - View it on GitHub