Trying to verify Verilog/VHDL designs with formal methods and tools - View it on GitHub