Revision B of the risc-v core with DDR3 support, work in progress - View it on GitHub