FPGA based direct sampling SDR design(Verilog) - View it on GitHub