A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs - View it on GitHub