a simple C-to-Verilog compiler - View it on GitHub