4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions - View it on GitHub