4 stage, in-order, secure RISC-V core based on the CV32E40P - View it on GitHub