6-stage in-order dual-issue superscalar risc-v cpu with floating point unit - View it on GitHub