A DDR3 memory controller in Verilog for various FPGAs - View it on GitHub