A Chisel RTL generator for network-on-chip interconnects - View it on GitHub