Haskell to VHDL/Verilog/SystemVerilog compiler - View it on GitHub