Gateware to communicate with the high speed parallel interface (HSPI) of the CH569 with a FPGA - View it on GitHub