An LLVM based mini-C to Verilog High-level Synthesis tool - View it on GitHub