Scalable symmetric even systolic FIR filter in VHDL with self-checking testbench - View it on GitHub