AXI-Stream USB 2.0 HS Device Bridge (Verilog) - View it on GitHub