USB 2.0 (High-Speed) logic core for FPGAs, using a ULPI PHY, and with AXI-Stream interface. - View it on GitHub