This repository provides a hardware-optimized bicubic interpolation IP designed for real-time image scaling on FPGA platforms. The core is built on the AXI4-Stream protocol and supports full backpressure through tvalid, tready, EOL, and EOF signaling. - View it on GitHub