SystemVerilog implementation of an AXI4-Lite DMA Accelerator - View it on GitHub