CDL hardware source and tests for an internal logic analyzer in silicon and FPGA designs - View it on GitHub