A DDR3 subsystem and simulation for the Digilent Arty A7 FPGA evaluation board with Xilinx Artix chip. - View it on GitHub