Synthesizable matmul TPU-style accelerator with scalable systolic arrays, parameterizable data sizes, ReLU activation mux, and double buffering to conceal I/O latency during input streaming from testbench. - View it on GitHub