the communication between PL and PS in a Xilinx Zynq Board. - View it on GitHub