Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation. - View it on GitHub