A small SIMT (Single Instruction, Multiple Thread) vector engine with 8-16 configurable lanes, designed for integration with RISC-V cores via RoCC interface in Chipyard. - View it on GitHub