A 3-stage in-order single-scalar RISC-V processor - View it on GitHub