An efficient implementation of the Viterbi decoding algorithm in Verilog - View it on GitHub