A ViT Hardware accelerator for improving Image inference Based on Fast Matrix multipliers and Memory management techniques , targeted for FPGAs preferably Xilinx based - View it on GitHub