Verilog ecosystem of modules that models basic computer architecture. - View it on GitHub