High speed, customisable width adder written in SystemVerilog - View it on GitHub