RTL Design of an Adder-Accumulator Circuit with Testbench for simulation and debugging. - View it on GitHub