Hardware Accelerator for Vector-Vector, Vector-Scalar Operations and Matrix Multiplication | University of Washington VLSI III - View it on GitHub