A simple VLIW architecture designed and implemented in Verilog. - View it on GitHub